

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 09-251967

(43)Date of publication of application : 22.09.1997

(51)Int.Cl.

H01L 21/28
H01L 21/3205
H01L 21/8238
H01L 27/092

(21)Application number : 08-058865

(71)Applicant : FUJITSU LTD

(22)Date of filing : 15.03.1996


(72)Inventor : FUSHIDA ATSUO
GOTO KENICHI
YAMAZAKI TATSUYA
SUKEGAWA TAKAE
KASE MASATAKA
SAKUMA TAKASHI
OKAZAKI KEISUKE
OTA YUZURU
TAKAGI HIDEO

(54) MANUFACTURING METHOD FOR SEMICONDUCTOR DEVICE

(57)Abstract:

PROBLEM TO BE SOLVED: To form a cobalt silicide layer wherein a spike is hard to occur on the bottom surface, relating to a manufacturing method for a semiconductor device containing a salicide process.

SOLUTION: On the upper layer part of an impurity diffusion layer 9 of a silicon, an amorphous layer 11 is formed by ion implantation, and after an cobalt film 12 is formed on the impurity diffusion layer 9, the cobalt film 12 and the silicon in the impurity diffusion layer 9 are made to react each other in the first thermal treatment, so that a cobalt silicide layer 14 made of CoSi or Co₂Si at low temperature is formed on the upper layer part of the amorphous layer 11. Then, no-reaction cobalt is removed, and in the second thermal treatment, the CoSi or Co₂Si constituting the cobalt silicide layer 14 is decomposed into CoSi₂ for lower resistance, and at the same time, the cobalt silicide layer 14 is made protruded up to the depth of the initial amorphous layer 11 or further.



LEGAL STATUS

[Date of request for examination]

17.01.2003

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or

BEST AVAILABLE COPY

application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision
of rejection]

[Date of requesting appeal against examiner's
decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

* NOTICES *

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.**** shows the word which can not be translated.

3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] The process which introduces an impurity into the management of a silicon layer and forms an impurity diffused layer by heat treatment, The process which forms an amorphous layer in the management of said impurity diffused layer by carrying out the ion implantation of the element, The process which forms the cobalt film on said amorphous layer, and said cobalt film and said impurity diffused layer are heated with the 1st temperature. It is Co_2Si to the management of said amorphous layer. Or the process which forms the cobalt silicide layer which consists of CoSi , The silicon in said impurity diffused layer, the process which removes said cobalt film which did not react, and by heating said cobalt silicide layer and said impurity diffused layer with the 2nd temperature said Co_2Si or CoSi -- CoSi_2 The manufacture approach of the semiconductor device characterized by having the process which forms said cobalt silicide layer more deeply than the same depth as said amorphous layer, or said amorphous layer while making it change.

[Claim 2] Said 1st temperature is the manufacture approach of the semiconductor device according to claim 1 characterized by being 450 degrees C or less.

[Claim 3] Said 2nd temperature is the manufacture approach of the semiconductor device according to claim 1 characterized by being lower than the temperature in the case of said heat treatment which is 500 degrees C or more and forms an impurity diffused layer.

[Claim 4] Said cobalt film is the manufacture approach of the semiconductor device according to claim 1 characterized by forming in the thickness of 8-20nm.

[Claim 5] The manufacture approach of the semiconductor device according to claim 1 characterized by forming a cap layer on said cobalt film before performing said heat treatment after forming said cobalt film.

[Claim 6] Said element is the manufacture approach of the semiconductor device according to claim 1 characterized by being germanium, silicon, and arsenic.

[Claim 7] Said germanium is 8×10^{13} atoms/cm². An ion implantation is carried out above, the ion implantation of said silicon is carried out by two or more 8×10^{14} atoms/cm², and said arsenic is 8×10^{13} atoms/cm² - 5×10^{14} atoms/cm². The manufacture approach of the semiconductor device according to claim 6 characterized by carrying out an ion implantation.

[Translation done.]

* NOTICES *

JPO and NCIP are not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.**** shows the word which can not be translated.

3.In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention relates to the manufacture approach of a semiconductor device of having a salicide process, in more detail about the manufacture approach of a semiconductor device.

[0002]

[Description of the Prior Art] High integration of today's semiconductor device and speed-izing of high-speed-izing can be remarkable, and can enjoy now easily a high-speed three-dimension image processing, a high-speed communication link, etc. with a domestic personal computer and a domestic game machine. Such high performance-ization has been realized by only making size of a CMOS device detailed. The present CMOS device is in the mass-production phase of magnitude where gate length is about 0.35 micrometers, and the 0.1 -0.05micrometer CMOS device is also reported by research level. However, the parasitism resistance according to a scaling law becomes large, and the engine performance does not go up as the conventional trend by the device with which gate length becomes smaller than 0.35 micrometers. Then, the process which silicide-izes the gate, the source, and a drain to coincidence, and forms them into low resistance to it, i.e., a salicide process, is an indispensable technique.

[0003] In the MOS transistor, if a diffusion layer is made shallow in order to suppress the short channel effect etc., since increase of resistance of a diffusion layer will be brought about, the technique which silicide-izes the polish recon front face which constitutes a gate electrode, and the front face of a source layer and a drain layer in self align, and forms them into low resistance is examined. As the silicide, ingredients, such as TiSi₂, CoSi₂, and NiSi, are used.

[0004] Next, the general production process of the MOS transistor which used Co Salicide for the surface of the gate, the source, and a drain is explained. First, drawing 20 (a) It is the silicon machine hill 101 so that it may be shown. It is LOCOS inside. Oxide film 102 It is about 50A gate oxide 103 by thermal oxidation about the front face of the separated field. It forms. Then, it is the polish recon film 104 of about 1500A thickness by the CVD method on it. It forms.

[0005] Next, drawing 20 (b) It is the polish recon film 104 so that it may be shown. After carrying out the ion implantation of either PORON, Lynn or arsenic inside, it is the polish recon film 104. Patterning is carried out and it is the gate electrode 105. It forms. The ion implantation of the next door is carried out next, and it is the shallow impurity impregnation layer 106. It forms. next, drawing 20 (c) it is shown -- as -- a CVD method -- silicon oxide with a thickness of about 1000A -- forming -- gate electrode 105 until it exposes -- anisotropic etching -- carrying out -- silicon oxide -- sidewall 107 **** -- it leaves.

[0006] After that, the ion implantation of the next door is carried out, and it is the deep impurity impregnation layer 108. Impurity impregnation layer 106 shallow after forming Deep impurity impregnation layer 108 It is activated by heat-treatment and, thereby, is the gate electrode 105. Silicon substrate 101 of both sides Source layer 109 of LDD structure Drain layer 110 It will form. next, buffered fluoric acid -- the gate electrode 105, the source layer 109, and drain layer 110 after removing the silicon oxide (natural oxidation film) of each front face -- drawing 20 (d) it is shown -- as -- About 100A cobalt film 111 About 300A titanium nitride film 112 forming --

RTA for 550 ** 30 seconds (rapid thermal annealing) processing -- silicide ---izing -- cobalt silicide layer 113 It forms.

[0007] Then, drawing 20 (e) It is the titanium nitride film 112 so that it may be shown. The unreacted cobalt film 111 is removed and it is RTA for further 850 **30 seconds. It processes and, thereby, they are the gate electrode 105 and the source layer 109. And drain layer 110 The cobalt silicide layer 114 formed in the front face is further formed into low resistance. Such a Salicide technique is a fundamental process, as the amelioration technique, the flattening technique of a silicide layer is shown in JP,62-33466,A, and the equalization technique of the thickness of a silicide layer is indicated by JP,5-291180,A.

[0008]

[Problem(s) to be Solved by the Invention] When formation of the above cobalt silicide layers has a source layer and a deep drain layer, there is especially no problem, but when it becomes shallow, for example to about 100nm, there is a problem that leakage current becomes easy to flow. It thinks for the spike of cobalt silicide occurring from the bottom of a cobalt silicide layer, and running through a source layer and a drain layer as the cause. The spike of such cobalt silicide was produced even if formed according to the approach and temperature conditions which were indicated by two patent official reports which described the cobalt silicide layer above.

[0009] This invention is made in view of such a problem, and aims at offering the manufacture approach of a semiconductor device including the process which forms the cobalt silicide layer which a spike cannot produce easily on a base.

[0010]

[Means for Solving the Problem]

The process which introduces an impurity into the management of the silicon layer 1, and forms impurity diffused layers 9 and 10 by heat treatment so that the above-mentioned technical problem may be illustrated to drawing 1 and 2, (Means) The process which forms the amorphous layer 11 in the management of said impurity diffused layers 9 and 10 by carrying out the ion implantation of the element, The process which forms the cobalt film 12 on said amorphous layer 11, and said cobalt film 12 and said impurity diffused layers 9 and 10 are heated with the 1st temperature. The process which forms in the management of said amorphous layer 11 the cobalt silicide layer 14 which consists of Co₂ Si or CoSi, Said impurity diffused layer 9, the silicon in ten and the process which removes said cobalt film 12 which did not react, and by heating said cobalt silicide layer 14 and said impurity diffused layers 9 and 10 with the 2nd temperature said Co₂Si or CoSi -- CoSi₂ While making it change, it solves by the manufacture approach of the semiconductor device characterized by having the process which forms said cobalt silicide layer 14 more deeply than the same depth as said amorphous layer 11, or said amorphous layer 11.

[0011] In the manufacture approach of the above-mentioned semiconductor device, it is characterized by said 1st temperature being 450 degrees C or less. In the manufacture approach of the above-mentioned semiconductor device, said 2nd temperature is characterized by being lower than the temperature in the case of said heat treatment which is 500 degrees C or more and forms an impurity diffused layer. In the manufacture approach of the above-mentioned semiconductor device, it is characterized by forming said cobalt film in the thickness of 8-20nm.

[0012] In the manufacture approach of the above-mentioned semiconductor device, after forming said cobalt film, before performing said heat treatment, it is characterized by having the process which forms cobalt and the cap layer (for example, TiN) which does not react on said cobalt film. In the manufacture approach of the above-mentioned semiconductor device, said element is characterized by being germanium, silicon, and arsenic. In this case, said germanium is 8×10^{13} atoms/cm². An ion implantation is carried out above, the ion implantation of said silicon is carried out by two or more 8×10^{14} atoms/cm, and said arsenic is 8×10^{13} atoms/cm² - 5×10^{14} atoms/cm². It is characterized by carrying out an ion implantation.

[0013] (Operation) Next, an operation of this invention is explained. In order to form a cobalt silicide layer in the management of an impurity diffused layer according to this invention An amorphous layer is formed in the management of an impurity diffused layer which consists of silicon by the ion implantation. After forming the cobalt film on an impurity diffused layer

furthermore, the cobalt film and the silicon in an impurity diffused layer are made to react by 1st heat treatment, and they are CoSi or Co₂Si at low temperature to the management of the amorphous layer. The becoming cobalt silicide layer is formed. Then, CoSi or Co₂Si which removes the unreacted cobalt film and subsequently constitutes a cobalt silicide layer by 2nd heat treatment CoSi₂. While making it change and forming sheet resistance into low resistance. It is the same as the depth of an early amorphous layer, or the cobalt silicide layer is made to enter more deeply than it.

[0014] According to such a process, migration in the lower part of the configuration element of a cobalt silicide layer is barred by the amorphous layer in the case of the 1st heat treatment for forming a cobalt silicide layer, and the 2nd heat treatment, and generating of a spike of a cobalt silicide layer is prevented. And since it was made for the recrystallization to make it immersed by the cobalt silicide layer even if it extended the cobalt silicide layer to the depth in early stages of an amorphous layer and the amorphous layer recrystallized on the occasion of the 2nd heat treatment, junction in high recrystallization of resistance and a cobalt silicide layer is barred, and the rise of contact resistance is prevented.

[0015] If the temperature of the 1st heat treatment becomes 450 degrees C or more, since an amorphous layer recrystallizes from the bottom, the semantics made amorphous is lost. Moreover, if it is beyond temperature for the temperature of the 2nd heat treatment to activate an impurity diffused layer, since cobalt begins to melt from a silicide layer and junction leak is increased, it is not desirable. Such a cobalt silicide layer is used for the source layer of an MOS transistor, a drain layer, etc., and forms those layers into low resistance.

[0016] In addition, although especially the element that carries out an ion implantation in order to form an amorphous layer is not limited, germanium with big mass, silicon, its arsenic used for a dopant are desirable.

[0017]

[Embodiment of the Invention] Then, the operation gestalt of this invention is explained based on a drawing below. Below, the gestalt of operation of this invention is explained. Drawing 1 is the sectional view showing the process of 1 operation gestalt of this invention. First, drawing 1 (a) It is LOCOS among the silicon machine hills 1 so that it may be shown. The front face of the field separated with the oxide film 2 is oxidized thermally, and it is 5nm in thickness by this. The gate oxide 3 of extent is formed. Then, gate oxide 3 and LOCOS It is 150nm by the CVD method on an oxide film 2. The polish recon film 4 of the thickness of extent is formed.

[0018] Next, drawing 1 (b) After carrying out the ion implantation of the arsenic into the polish recon film 4 so that it may be shown, patterning of the polish recon film 4 and the gate oxide 3 is carried out, and the gate electrode 5 is formed with the polish recon film 4. The ion implantation of the arsenic is carried out to a mask at a silicon substrate 1, using the gate electrode 5, and the shallow impurity impregnation layer 6 is formed next. the dose of the ion implantation -- 3×10^{14} atm/cm² it is -- the acceleration energy -- 10keV(s) it is .

[0019] Next, it is 100nm by the CVD method. The silicon oxide of the thickness of extent is formed. Then, anisotropic etching of the silicon oxide is perpendicularly carried out until the top face of the gate electrode 5 is exposed, and it is drawing 1 (c). It leaves silicon oxide to the side face of the gate electrode 5 as a sidewall 7 so that it may be shown. After that, the ion implantation of the arsenic is carried out to a mask at a silicon substrate 1 using the gate electrode 5, and the deep impurity impregnation layer 8 is formed. the dose of the ion implantation -- 2×10^{15} atm/cm² it is -- the acceleration energy -- 40keV(s) it is .

[0020] Next, while making the interior diffuse the arsenic in the gate electrode 5 by RTA processing for 10 seconds at 1000 degrees C, the arsenic of the shallow impurity impregnation layer 6 and the deep impurity impregnation layer 8 is activated, and it is drawing 1 (d). The source layer 9 and the drain layer 10 of LDD structure as shown are formed in the silicon substrate 1 of the both sides of the gate electrode 5. In this case, the depth of the field which does not lap with a sidewall 7 among the source layer 9 and the drain layer 10 is set to about 100nm from the front face of a silicon substrate 1.

[0021] After that, it is drawing 1 (e). The ion implantation of the germanium is carried out to the whole containing the source layer 9 and the drain layer 10, and this forms the amorphous

(amorphous) layer 11 in the surface of the gate electrode 5, the source layer 9, and the drain layer 10 so that it may be shown. The ion implantation is dose 8×10^{13} atm/cm². It is above. Moreover, the amorphous layer 11 is formed more shallowly than the bottom of the source layer 9 and the drain layer 10, and the acceleration energy at the time of an ion implantation is deep to extent to which the amorphous layer 11 moreover does not disappear at the time of the 1st, next heat-treatment for silicide-izing, and is set as the magnitude in which the amorphous layer 11 disappears further at the time of the 2nd heat-treatment for silicide-izing.

[0022] Although specifically based on the depth of the silicide layer which it is going to form from now on, when the depth of the source layer 9 and the drain layer 10 is 100nm, it is 20-40keV. It is within the limits of extent. then, buffered fluoric acid -- the gate electrode 5, the source layer 9, and the drain layer 10 -- the silicon oxide of each front face is removed. Buffered fluoric acid is the mixed liquor of the rate of 100 about 2 and water in fluoric acid, and the removal time amount is about 60 seconds.

[0023] Next, drawing 2 (a) Sequential formation of the cobalt (Co) film 12 with a thickness of about 8-20nm and the about 30nm titanium nitride (TiN) film 13 is carried out by the spatter at the whole so that it may be shown. On the occasion of growth of the cobalt film 12, direct-current electric energy which impresses the argon quantity of gas flow to 5mTorr(s) and a growth ambient atmosphere to 100sccm(s) and a cobalt target for the growth ambient pressure force was made into 0.2 W/cm². Thickness of the cobalt film 12 is made so thick that germanium ion-implantation energy is enlarged.

[0024] Moreover, on the occasion of growth of the titanium nitride film 13, direct-current electric energy which impresses the argon quantity of gas flow to 5mTorr(s) and a growth ambient atmosphere to 50sccm(s), and impresses a nitrogen quantity of gas flow to 50sccm(s) and a titanium nitride target for the growth ambient pressure force was made into 7.0 W/cm². The titanium nitride film 13 is formed in order to control that irregularity arises on the front face of a silicide layer in the case of silicide-izing.

[0025] After that, the 1st above-mentioned heat-treatment for silicide-izing is performed. That is, if RTA (rapid thermal annealing) processing for 30 seconds is performed at 400-450 degrees C and each front face of the gate electrode 5, the source layer 9, and the drain layer 10 is silicide-ized in the ambient atmosphere of nitrogen or an argon as shown in drawing 2 (b); it is Co₂Si to the upper part of the amorphous layer 11. Or the cobalt silicide layer 14 which consists of CoSi is formed. In addition, since it recrystallizes the bottom of the amorphous layer 11 when the cobalt silicide layer 14 will not be formed if RTA temperature becomes lower than 400 degrees C, and it becomes higher than 450 degrees C, it is not desirable. Since the ion-implantation energy of germanium is optimized as described above, the amorphous layer 11 did not disappear in this phase, and although the upper part of the amorphous layer 11 not only corrodes by the cobalt silicide layer 14, but single-crystal-izes from a bottom among the amorphous layers 11 at the time of this heat-treatment, even when it is small, it remains.

[0026] Next, drawing 2 (c) Mixed liquor of the hydrogen peroxide heated at 70 degrees C so that it might be shown, and aqueous ammonia (H₂O₂:NH₄ OH:H₂O =1:1:4) By soaking for 180 seconds, the titanium nitride film 13 is removed and continued and it is the mixed liquor (H₂SO₄:H₂O₂ =3:1) of a sulfuric acid and a hydrogen peroxide. The unreacted cobalt film 12 is removed by soaking for 20 minutes. In this case, the cobalt silicide layer 14 remains as it is.

[0027] Next, 2nd heat-treatment for silicide-izing is performed. Namely, drawing 2 (d) The cobalt silicide layer 14 is heated in a 600 degrees C - 900 degrees C temperature requirement in the ambient atmosphere of nitrogen or an argon so that it may be shown. Thereby, the cobalt silicide layer 14 is Co₂Si. Or CoSi to CoSi₂ Low resistance is changed and formed. In this case, it is CoSi₂ when whenever [stoving temperature] is made lower than 600 degrees C. It is hard coming to be generated and it becomes impossible to attain low resistance-ization. Moreover, if whenever [stoving temperature] becomes high from 900 degrees C or more, Co atom will begin to melt from the cobalt silicide layer 14, and junction leak will be increased.

[0028] The thickness of the cobalt silicide layer 14 obtained by this is 0.5-2.0, when thickness in which the impurity diffused layer which constitutes the source layer 9 and the drain layer 10 remained is set to 1. It becomes extent. To next, it is drawing 2 (e). Silicon oxide 15 with a

thickness of 700nm is formed in the whole with a CVD method so that it may be shown. Subsequently After carrying out patterning of the silicon oxide 15 and forming a contact hole on the gate electrode 5, the source layer 9, and the drain layer 10 The titanium film 16 of 20nm of thickness, the titanium nitride film 17 of 100nm of thickness, and the aluminum layer 18 of 500nm of thickness are formed. Patterning of these three layers 16-18 is carried out by the photolithography method, and the common gate drawer electrode 19, the source drawer electrode 20, and the drain drawer electrode 21 are formed.

[0029] In addition, although germanium was used in the above-mentioned explanation in order to form the amorphous layer 14, the ion implantation of other elements, such as silicon, arsenic, and boron, may be carried out. In addition, germanium and silicon are desirable when the mass of an element, control of the high impurity concentration of an impurity diffused layer, etc. are taken into consideration. The ion implantation of the germanium is carried out by two or more 8×10^{13} atoms/cm, the ion implantation of the silicon is carried out by two or more 8×10^{14} atoms/cm, and the ion implantation of the arsenic is carried out by 8×10^{13} atoms/cm² - 5×10^{14} atoms/cm².

[0030] At the pars basilaris ossis occipitalis of the cobalt silicide layer 14 in the MOS transistor formed of the above processes, a spike hardly occurred, but leakage current was controlled.

Below, spike generating of the cobalt silicide layer 14 is explained in full detail. Drawing 3 (a) After forming the cobalt layer 12 of 10nm of thickness on it without making a silicon substrate 1 amorphous so that it may be shown, the 1st experiment as shown below was conducted.

[0031] First, drawing 3 (b) It is Co_2Si , when the cobalt layer 12 and the silicon substrate 1 were heated at 400 degrees C so that it might be shown. The cobalt silicide layer 14 shown was formed in the surface of a silicon substrate 1. Next, drawing 3 (c) Co_2Si which constituted the cobalt silicide layer 14 when the cobalt silicide layer 14 and the silicon substrate 1 were heated at 450 degrees C so that it might be shown It changed to CoSi . Then, drawing 3 (d) CoSi is CoSi_2 , when the cobalt silicide layer 14 was heated at 600 more degrees C so that it might be shown. It changed and, moreover, the spike 22 had arisen in the base of the cobalt silicide layer 14. CoSi_2 after removing unreacted cobalt When TEM observation of the sectional view of the interface of Si was carried out, it came to be shown in drawing 4, and the interface is irregular and abnormality growth (spike) of the shape of about 80nm icicle had produced it at the maximum.

[0032] Next, drawing 5 (a) After making a silicon substrate 1 amorphous shallowly from a front face so that it may be shown, the cobalt layer 12 of 10nm of thickness was formed on it, and the 2nd experiment as subsequently to a degree shown was conducted. First, drawing 5 (b) It is Co_2Si , when the cobalt layer 12 and the silicon substrate 1 were heated at 400 degrees C so that it might be shown. The cobalt silicide layer 14 shown was formed in silicon substrate 1 surface, and the thin amorphous layer 11 remained in the pars basilaris ossis occipitalis. Next, it is drawing 5 (c). Co_2Si which constitutes the cobalt silicide layer 14 when the cobalt layer 14 and silicon substrate 1 which were heated at 400 degrees C are heated at 450 more degrees C so that it may be shown It changed to CoSi and, moreover, the cobalt silicide layer 14 corroded the amorphous layer 11 altogether. And the spike had arisen in the base of the cobalt silicide layer 14. Furthermore, drawing 5 (d) It is CoSi_2 , when the cobalt silicide layer 14 was again heated at 600 degrees C so that it might be shown. The cobalt silicide layer 14 shown was formed and the spike 22 had arisen in the base.

[0033] Next, drawing 6 (a) After making the surface of a silicon substrate 1 amorphous deeply so that it may be shown, the cobalt layer 12 of 10nm of thickness was generated, and the 3rd experiment shown further below was conducted. First, drawing 6 (b) It is Co_2Si , when the cobalt layer 12 and the silicon substrate 1 were heated at 400 degrees C so that it might be shown. The cobalt silicide layer 14 shown was formed in the surface of a silicon substrate 1, and the thick amorphous layer 11 remained in the pars basilaris ossis occipitalis. Then, drawing 6 (c) Co_2Si which constitutes the cobalt silicide layer 14 when the cobalt silicide layer 14 and silicon substrate 1 which were heated at 400 degrees C are heated at 450 more degrees C so that it may be shown Although it changed to CoSi and the amorphous layer 11 existed in the lower part, the pars basilaris ossis occipitalis of the amorphous layer 11 was recrystallized slightly.

Furthermore, drawing 6 (d) It is CoSi_2 , when the cobalt silicide layer 14 was again heated at 600 degrees C so that it might be shown. The cobalt silicide layer 14 shown was formed, and spike 22 did not arise in the base, but, moreover, the silicon layer 23 of the result which the amorphous layer 11 recrystallized existed in the lower part.

[0034] Therefore, in order to prevent generating of the spike from the cobalt silicide layer 14, it is thought that what is necessary is just to make the amorphous layer 11 deep enough like the process of the 3rd experiment. As shown in drawing 2 in fact, a source layer and a drain layer exist in the silicon layer 23 which recrystallized, and whenever [stoving temperature / of about 850 degrees C] is not enough as activation of the impurity in the amorphous layer 11, and it becomes impossible however, for contact resistance with the cobalt silicide layer 14, and a source layer / drain layer to fully reduce it. Thereby, the original purpose of silicide-izing called the reduction in resistance of a source layer and a drain layer cannot be attained.

[0035] Next, drawing 7 (a) After making the surface of a silicon substrate amorphous so that it may be shown, the cobalt layer 12 of 10nm of thickness was formed, and the 4th experiment shown below was conducted further. That is [it made the depth of the amorphous layer 11 into the proper value], it was made for the cobalt silicide layer 14 to also corrode the silicon layer 23 which the amorphous layer 11 existed under the cobalt silicide layer 14 after the 1st heat-treatment, and was recrystallized of the amorphous layers 11 in the reheating processing which is 600 degrees C in this experiment.

[0036] First, drawing 7 (b) It is Co_2Si , when the cobalt layer 12 and the silicon substrate 1 were heated for 30 seconds at 400 degrees C so that it might be shown. The cobalt silicide layer 14 shown was formed in silicon substrate 1 surface, and the amorphous layer 11 remained in the lower part. Then, drawing 7 (c) Co_2Si which constitutes the cobalt silicide layer 14 when the cobalt silicide layer 14 and a silicon substrate 1 are heated for 30 seconds at 450 more degrees C so that it may be shown It changed to CoSi . Moreover, thickness is 20.2nm and the cobalt silicide layer 14 changed into the condition that 2.0mm projected from the front face of a silicon substrate 1, among those. Moreover, the silicon layer 23 and the amorphous layer 11 which were recrystallized under the cobalt silicide layer 14 existed, and such thickness was 18.2nm or less in total.

[0037] Furthermore, drawing 7 (d) CoSi which constituted the cobalt silicide layer 14 when the cobalt silicide layer 14 and the silicon substrate 1 were reheated for 30 seconds at 600 degrees C so that it might be shown is CoSi_2 . It became and thickness became thick with 35.2nm. In this case, since 1.2nm of cobalt silicide layers 14 sank and they existed from the front face of a silicon substrate 1, the amorphous layer 14 of the beginning was completely corroded in the cobalt silicide layer 14, and, moreover, the silicon layer 23 which recrystallized did not exist in that lower part.

[0038] Therefore, the condition of low resistance that the source layer and drain layer which exist under the cobalt silicide layer 14 were first activated at about 1000 degrees C has been maintained, and, thereby, contact resistance with the cobalt silicide layer 14, and a source layer and a drain layer was good. Moreover, CoSi_2 When TEM observation of the interface of Si was carried out, abnormality growth like drawing 4 was not seen, but the interface was comparatively flat.

[0039] From the above thing, the cobalt film of 10nm - 20nm of thickness is formed. This by the 1st time The temperature of 400 degrees C - 450 degrees C; It heats for 30 seconds at the temperature of 600-900 degrees C by the 2nd time, respectively, and is CoSi_2 . In forming the cobalt silicide layer 14 It turned out that it is necessary to form the amorphous layer 11 so that it may become about 18.2nm - 26.4nm or more a depth of 35.2nm - 70.2nm or less to each thickness.

[0040] Moreover, Co_2Si Or when forming the silicide layer 14 which consists of CoSi , it is effective if it carries out on the temperature conditions which a silicide reaction occurs and make the recrystallization rate of the amorphous layer 11 extremely late. For example, as shown in drawing 8, the recrystallization rate of the amorphous layer 11 becomes extremely slow below 450 degrees C. Moreover, when forming the amorphous layer 11, it turns out that the direction in the case of containing an impurity has a recrystallization rate slower than the case where an

impurity is not contained.

[0041] Finally, the leakage current of a cobalt silicide layer is explained. As shown in drawing 9, while leakage current grounded the silicon substrate 31, it impressed the forward electrical potential difference to the cobalt silicide layer 33 of the management of an impurity diffused layer 32. First, the case where the ion implantation of the germanium is not carried out is explained. Immediately after [forming the cobalt silicide layer 33 and removing unreacted cobalt after that by 550 degrees C and 1st RTA for 30 seconds,], Namely, the relation of the leakage current and bias voltage just behind a washout. The place which changed and investigated the plane area of an impurity diffused layer 32 about (it is hereafter called a leak current characteristic), Drawing 10 (a) - (c) When the result as shown was obtained and the circumference length of an impurity diffused layer 32 was changed and investigated about the leak current characteristic, it is drawing 11 (a) - (c) The result as shown was obtained.

[0042] Furthermore, it is CoSi₂ by 825 degrees C and 2nd RTA for 30 seconds. The place which changed and investigated the area of an impurity diffused layer 32 about the leak current characteristic after forming the becoming cobalt silicide layer 33, drawing 12 (a) - (c) the place which the result as shown was obtained, and changed and investigated the circumference length of an impurity diffused layer 32 about the leak current characteristic -- drawing 13 (a) and (b) The result as shown was obtained.

[0043] According to drawing 10 - drawing 13, the leak current characteristic after 1st RTA has deteriorated, so that it is bad and circumference length becomes [the area of an impurity diffused layer 32] larger than the leak current characteristic of 2nd RTA for a long time. This is based on the spike of the pars basilaris ossis occipitalis of the cobalt silicide layer 33. Next, the case where poured in germanium and the management of an impurity diffused layer 32 is beforehand made amorphous is explained.

[0044] When the plane area of an impurity diffused layer 32 was changed and investigated about the leak current characteristic just behind a washout through 550 degrees C and 1st RTA for 30 seconds, it is drawing 14 R> 4 (a) - (c) When the result as shown was obtained and the circumference length of an impurity diffused layer 32 was changed and investigated about the leak current characteristic, it is drawing 15 (a) - (c) The result as shown was obtained.

[0045] Furthermore, it is CoSi₂ by 825 degrees C and 2nd RTA for 30 seconds. The place which changed and investigated the area of an impurity diffused layer 32 about the leak current characteristic after forming the becoming cobalt silicide layer 33, drawing 16 (a) - (c) the place which the result as shown was obtained, and changed and investigated the circumference length of an impurity diffused layer 32 about the leak current characteristic -- drawing 17 (a) and (b) The result as shown was obtained.

[0046] According to drawing 14 - drawing 17, when it is made amorphous by the ion implantation of germanium, there is little variation in a leak current characteristic, and, moreover, most of the area of an impurity diffused layer 32 and the dependency of circumference length is not seen. Next, the result investigated about the cobalt thickness dependency of the leak current characteristic of the cobalt silicide layer 33 after 2nd RTA is shown in drawing 18 R> 8 and drawing 19.

[0047] If the case where an ion implantation is carried out to the case where the ion implantation of the germanium is not carried out when the cobalt film is 10nm is compared from drawing 18 and 19, among them, a difference will hardly be seen about a leak current characteristic, but when the cobalt film is thickened with 18nm, it turns out that a clearly good leak current characteristic is acquired for the direction at the time of carrying out the ion implantation of the germanium.

[0048] In addition, although the sheet resistance of the cobalt silicide layer at the time of forming a cobalt silicide layer, having used thickness of the cobalt film as 18nm was investigated, they were about 4ohm/** irrespective of the existence of a germanium ion implantation. When the ion implantation of the germanium is carried out and it is made amorphous to a silicon substrate also by the above experimental result before forming the cobalt film, it turns out that few good junction properties of the area dependency of an impurity diffused layer, a circumference length dependency, and a cobalt thickness dependency are acquired.

[0049]

[Effect of the Invention] As stated above, in order to form a cobalt silicide layer in the management of an impurity diffused layer according to this invention After forming an amorphous layer in the management of an impurity diffused layer which consists of silicon by the ion implantation After forming the cobalt film on an impurity diffused layer, the cobalt film and the silicon in an impurity diffused layer are made to react by 1st heat treatment, and they are CoSi or Co₂Si at low temperature to the management of the amorphous layer. Form the becoming cobalt silicide layer, and the unreacted cobalt film is removed continuously. Subsequently, CoSi or Co₂Si which constitutes a cobalt silicide layer by 2nd heat treatment CoSi₂ While making it change and forming low resistance By that of ** which is the same as an early amorphous layer, or is made to enter more deeply than it, a cobalt silicide layer In the case of the 1st heat treatment for forming a cobalt silicide layer, and the 2nd heat treatment, migration in the lower part of the configuration element of a cobalt silicide layer is barred by the amorphous layer, and generating of a spike of a cobalt silicide layer can be prevented. And since a cobalt silicide layer is immersed in the recrystallization even if it extends a cobalt silicide layer to the depth in early stages of an amorphous layer and an amorphous layer recrystallizes in the case of the 2nd heat treatment, junction in high recrystallization of resistance and a cobalt silicide layer is barred, and it can prevent that contact resistance goes up.

[Translation done.]

* NOTICES *

JPO and NCIPJ are not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.*** shows the word which can not be translated.

3.In the drawings, any words are not translated.

TECHNICAL FIELD

[Field of the Invention] This invention relates to the manufacture approach of a semiconductor device of having a salicide process, in more detail about the manufacture approach of a semiconductor device.

[Translation done.]

* NOTICES *

JPO and NCIPJ are not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.**** shows the word which can not be translated.

3.In the drawings, any words are not translated.

PRIOR ART

[Description of the Prior Art] High integration of today's semiconductor device and speed-izing of high-speed-izing can be remarkable, and can enjoy now easily a high-speed three-dimension image processing, a high-speed communication link, etc. with a domestic personal computer and a domestic game machine. Such high performance-ization has been realized by only making size of a CMOS device detailed. The present CMOS device is in the mass-production phase of magnitude where gate length is about 0.35 micrometers, and the 0.1 -0.05micrometer CMOS device is also reported by research level. However, the parasitism resistance according to a scaling law becomes large, and the engine performance does not go up as the conventional trend by the device with which gate length becomes smaller than 0.35 micrometers. Then, the process which silicide-izes the gate, the source, and a drain to coincidence, and forms them into low resistance to it, i.e., a salicide process, is an indispensable technique.

[0003] In the MOS transistor, if a diffusion layer is made shallow in order to suppress the short channel effect etc., since increase of resistance of a diffusion layer will be brought about, the technique which silicide-izes the polish recon front face which constitutes a gate electrode, and the front face of a source layer and a drain layer in self align, and forms them into low resistance is examined. As the silicide, ingredients, such as TiSi_2 , CoSi_2 , and NiSi , are used.

[0004] Next, the general production process of the MOS transistor which used Co Salicide for the surface of the gate, the source, and a drain is explained. First, drawing 20 (a) It is the silicon machine hill 101 so that it may be shown. It is LOCOS inside. Oxide film 102 It is about 50A gate oxide 103 by thermal oxidation about the front face of the separated field. It forms. Then, it is the polish recon film 104 of about 1500A thickness by the CVD method on it. It forms.

[0005] Next, drawing 20 (b) It is the polish recon film 104 so that it may be shown. After carrying out the ion implantation of either PORON, Lynn or arsenic inside, it is the polish recon film 104. Patterning is carried out and it is the gate electrode 105. It forms. The ion implantation of the next door is carried out next, and it is the shallow impurity impregnation layer 106. It forms. next, drawing 20 (c) it is shown -- as -- a CVD method -- silicon oxide with a thickness of about 1000A -- forming -- gate electrode 105 until it exposes -- anisotropic etching -- carrying out -- silicon oxide -- sidewall 107 ***** -- it leaves.

[0006] After that, the ion implantation of the next door is carried out, and it is the deep impurity impregnation layer 108. Impurity impregnation layer 106 shallow after forming Deep impurity impregnation layer 108 It is activated by heat-treatment and, thereby, is the gate electrode 105. Silicon substrate 101 of both sides Source layer 109 of LDD structure Drain layer 110 It will form. next, buffered fluoric acid -- the gate electrode 105, the source layer 109, and drain layer 110 after removing the silicon oxide (natural oxidation film) of each front face -- drawing 20 (d) it is shown -- as -- About 100A cobalt film 111 About 300A titanium nitride film 112 forming -- RTA for 550 ** 30 seconds (rapid thermal annealing) processing -- silicide ---izing -- cobalt silicide layer 113 It forms.

[0007] Then, drawing 20 (e) It is the titanium nitride film 112 so that it may be shown. The unreacted cobalt film 111 is removed and it is RTA for further 850 **30 seconds. It processes and, thereby, they are the gate electrode 105 and the source layer 109. And drain layer 110 The cobalt silicide layer 114 formed in the front face is further formed into low resistance. Such a

Salicide technique is a fundamental process, as the amelioration technique, the flattening technique of a silicide layer is shown in JP,62-33466,A, and the equalization technique of the thickness of a silicide layer is indicated by JP,5-291180,A.

[Translation done.]

* NOTICES *

JPO and NCIPJ are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.*** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

EFFECT OF THE INVENTION

[Effect of the Invention] As stated above, in order to form a cobalt silicide layer in the management of an impurity diffused layer according to this invention After forming an amorphous layer in the management of an impurity diffused layer which consists of silicon by the ion implantation After forming the cobalt film on an impurity diffused layer, the cobalt film and the silicon in an impurity diffused layer are made to react by 1st heat treatment, and they are CoSi or Co₂Si at low temperature to the management of the amorphous layer. Form the becoming cobalt silicide layer, and the unreacted cobalt film is removed continuously. Subsequently, CoSi or Co₂Si which constitutes a cobalt silicide layer by 2nd heat treatment CoSi₂ While making it change and forming low resistance By that of ** which is the same as an early amorphous layer, or is made to enter more deeply than it, a cobalt silicide layer In the case of the 1st heat treatment for forming a cobalt silicide layer, and the 2nd heat treatment, migration in the lower part of the configuration element of a cobalt silicide layer is barred by the amorphous layer, and generating of a spike of a cobalt silicide layer can be prevented. And since a cobalt silicide layer is immersed in the recrystallization even if it extends a cobalt silicide layer to the depth in early stages of an amorphous layer and an amorphous layer recrystallizes in the case of the 2nd heat treatment, junction in high recrystallization of resistance and a cobalt silicide layer is barred, and it can prevent that contact resistance goes up.

[Translation done.]

* NOTICES *

JPO and NCIPJ are not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.*** shows the word which can not be translated.

3.In the drawings, any words are not translated.

TECHNICAL PROBLEM

[Problem(s) to be Solved by the Invention] When formation of the above cobalt silicide layers has a source layer and a deep drain layer, there is especially no problem, but when it becomes shallow, for example to about 100nm, there is a problem that leakage current becomes easy to flow. It thinks for the spike of cobalt silicide occurring from the bottom of a cobalt silicide layer, and running through a source layer and a drain layer as the cause. The spike of such cobalt silicide was produced even if formed according to the approach and temperature conditions which were indicated by two patent official reports which described the cobalt silicide layer above.

[0009] This invention is made in view of such a problem, and aims at offering the manufacture approach of a semiconductor device including the process which forms the cobalt silicide layer which a spike cannot produce easily on a base.

[Translation done.]

* NOTICES *

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.*** shows the word which can not be translated.

3.In the drawings, any words are not translated.

MEANS

[Means for Solving the Problem]

[Translation done.]

* NOTICES *

JPO and NCIP are not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.**** shows the word which can not be translated.

3.In the drawings, any words are not translated.

OPERATION

(Operation) Next, an operation of this invention is explained. In order to form a cobalt silicide layer in the management of an impurity diffused layer according to this invention An amorphous layer is formed in the management of an impurity diffused layer which consists of silicon by the ion implantation. After forming the cobalt film on an impurity diffused layer furthermore, the cobalt film and the silicon in an impurity diffused layer are made to react by 1st heat treatment, and they are CoSi or Co₂Si at low temperature to the management of the amorphous layer. The becoming cobalt silicide layer is formed. Then, CoSi or Co₂Si which removes the unreacted cobalt film and subsequently constitutes a cobalt silicide layer by 2nd heat treatment CoSi₂ While making it change and forming sheet resistance into low resistance It is the same as the depth of an early amorphous layer, or the cobalt silicide layer is made to enter more deeply than it.

[0014] According to such a process, migration in the lower part of the configuration element of a cobalt silicide layer is barred by the amorphous layer in the case of the 1st heat treatment for forming a cobalt silicide layer, and the 2nd heat treatment, and generating of a spike of a cobalt silicide layer is prevented. And since it was made for the recrystallization to make it immersed by the cobalt silicide layer even if it extended the cobalt silicide layer to the depth in early stages of an amorphous layer and the amorphous layer recrystallized on the occasion of the 2nd heat treatment, junction in high recrystallization of resistance and a cobalt silicide layer is barred, and the rise of contact resistance is prevented.

[0015] If the temperature of the 1st heat treatment becomes 450 degrees C or more, since an amorphous layer recrystallizes from the bottom, the semantics made amorphous is lost. Moreover, if it is beyond temperature for the temperature of the 2nd heat treatment to activate an impurity diffused layer, since cobalt begins to melt from a silicide layer and junction leak is increased, it is not desirable. Such a cobalt silicide layer is used for the source layer of an MOS transistor, a drain layer, etc., and forms those layers into low resistance.

[0016] In addition, although especially the element that carries out an ion implantation in order to form an amorphous layer is not limited, germanium with big mass, silicon, its arsenic used for a dopant are desirable.

[0017]

[Embodiment of the Invention] Then, the operation gestalt of this invention is explained based on a drawing below. Below, the gestalt of operation of this invention is explained. Drawing 1 is the sectional view showing the process of 1 operation gestalt of this invention. First, drawing 1 (a) It is LOCOS among the silicon machine hills 1 so that it may be shown. The front face of the field separated with the oxide film 2 is oxidized thermally, and it is 5nm in thickness by this. The gate oxide 3 of extent is formed. Then, gate oxide 3 and LOCOS It is 150nm by the CVD method on an oxide film 2. The polish recon film 4 of the thickness of extent is formed.

[0018] Next, drawing 1 (b) After carrying out the ion implantation of the arsenic into the polish recon film 4 so that it may be shown, patterning of the polish recon film 4 and the gate oxide 3 is carried out, and the gate electrode 5 is formed with the polish recon film 4. The ion implantation of the arsenic is carried out to a mask at a silicon substrate 1, using the gate electrode 5, and the shallow impurity impregnation layer 6 is formed next. the dose of the ion implantation --

3x10¹⁴ atm/cm² it is -- the acceleration energy -- 10keV(s) it is .

[0019] Next, it is 100nm by the CVD method. The silicon oxide of the thickness of extent is formed. Then, anisotropic etching of the silicon oxide is perpendicularly carried out until the top face of the gate electrode 5 is exposed, and it is drawing 1 (c). It leaves silicon oxide to the side face of the gate electrode 5 as a sidewall 7 so that it may be shown. After that, the ion implantation of the arsenic is carried out to a mask at a silicon substrate 1 using the gate electrode 5, and the deep impurity impregnation layer 8 is formed. the dose of the ion implantation -- 2x10¹⁵ atm/cm² it is -- the acceleration energy -- 40keV(s) it is .

[0020] Next, while making the interior diffuse the arsenic in the gate electrode 5 by RTA processing for 10 seconds at 1000 degrees C, the arsenic of the shallow impurity impregnation layer 6 and the deep impurity impregnation layer 8 is activated, and it is drawing 1 (d). The source layer 9 and the drain layer 10 of LDD structure as shown are formed in the silicon substrate 1 of the both sides of the gate electrode 5. In this case, the depth of the field which does not lap with a sidewall 7 among the source layer 9 and the drain layer 10 is set to about 100nm from the front face of a silicon substrate 1.

[0021] After that, it is drawing 1 (e). The ion implantation of the germanium is carried out to the whole containing the source layer 9 and the drain layer 10, and this forms the amorphous (amorphous) layer 11 in the surface of the gate electrode 5, the source layer 9, and the drain layer 10 so that it may be shown. The ion implantation is dose 8x10¹³ atm/cm². It is above. Moreover, the amorphous layer 11 is formed more shallowly than the bottom of the source layer 9 and the drain layer 10, and the acceleration energy at the time of an ion implantation is deep to extent to which the amorphous layer 11 moreover does not disappear at the time of the 1st next heat-treatment for silicide-izing, and is set as the magnitude in which the amorphous layer 11 disappears further at the time of the 2nd heat-treatment for silicide-izing.

[0022] Although specifically based on the depth of the silicide layer which it is going to form from now on, when the depth of the source layer 9 and the drain layer 10 is 100nm, it is 20-40keV. It is within the limits of extent. then, buffered fluoric acid -- the gate electrode 5, the source layer 9, and the drain layer 10 -- the silicon oxide of each front face is removed. Buffered fluoric acid is the mixed liquor of the rate of 100 about 2 and water in fluoric acid, and the removal time amount is about 60 seconds.

[0023] Next, drawing 2 (a) Sequential formation of the cobalt (Co) film 12 with a thickness of about 8-20nm and the about 30nm titanium nitride (TiN) film 13 is carried out by the spatter at the whole so that it may be shown. On the occasion of growth of the cobalt film 12, direct-current electric energy which impresses the argon quantity of gas flow to 5mTorr(s) and a growth ambient atmosphere to 100sccm(s) and a cobalt target for the growth ambient pressure force was made into 0.2 W/cm². Thickness of the cobalt film 12 is made so thick that germanium ion-implantation energy is enlarged.

[0024] Moreover, on the occasion of growth of the titanium nitride film 13, direct-current electric energy which impresses the argon quantity of gas flow to 5mTorr(s) and a growth ambient atmosphere to 50sccm(s), and impresses a nitrogen quantity of gas flow to 50sccm(s) and a titanium nitride target for the growth ambient pressure force was made into 7.0 W/cm². The titanium nitride film 13 is formed in order to control that irregularity arises on the front face of a silicide layer in the case of silicide-izing.

[0025] After that, the 1st above-mentioned heat-treatment for silicide-izing is performed. That is, if RTA (rapid thermal annealing) processing for 30 seconds is performed at 400-450 degrees C and each front face of the gate electrode 5, the source layer 9, and the drain layer 10 is silicide-ized in the ambient atmosphere of nitrogen or an argon as shown in drawing 2 (b), it is Co₂Si to the upper part of the amorphous layer 11. Or the cobalt silicide layer 14 which consists of CoSi is formed. In addition, since it recrystallizes the bottom of the amorphous layer 11 when the cobalt silicide layer 14 will not be formed if RTA temperature becomes lower than 400 degrees C, and it becomes higher than 450 degrees C, it is not desirable. Since the ion-implantation energy of germanium is optimized as described above, the amorphous layer 11 did not disappear in this phase, and although the upper part of the amorphous layer 11 not only corrodes by the cobalt silicide layer 14, but single-crystal-izes from a bottom among the

the time of this heat-treatment, even when it is small, it remains.

c) Mixed liquor of the hydrogen peroxide heated at 70 degrees C so that aqueous ammonia ($\text{H}_2\text{O}_2:\text{NH}_4\text{OH}:\text{H}_2\text{O} = 1:1:4$) By soaking for 180 minutes, the cobalt silicide film 13 is removed and continued and it is the mixed liquor of sulfuric acid and a hydrogen peroxide. The unreacted cobalt film 12 is 20 minutes. In this case, the cobalt silicide layer 14 remains as it is. Heat treatment for silicidation is performed. Namely, drawing 2 (d) The cobalt film 12 is heated in a 600 degrees C ~ 900 degrees C temperature requirement in the nitrogen or an argon so that it may be shown. Thereby, the cobalt silicide layer 14 is changed and formed. In this case, it is made lower than 600 degrees C. It is hard to attain low resistance-ization. Moreover, if the temperature becomes high from 900 degrees C or more, Co atom will begin to diffuse into the silicon substrate, and junction leak will be increased.

The cobalt silicide layer 14 obtained by this is 0.5~2.0, when thickness in the source layer which constitutes the source layer 9 and the drain layer 10 becomes extent. To next, it is drawing 2 (e). Silicon oxide 15 with a thickness of 10nm is formed in the whole with a CVD method so that it may be shown. Then, patterning of the silicon oxide 15 and forming a contact hole on the source layer 9, and the drain layer 10 The titanium film 16 of 20nm of thickness, the nitride film 17 of 100nm of thickness, and the aluminum layer 18 of 500nm of thickness. Patterning of these three layers 16~18 is carried out by the etching method, and the common gate drawer electrode 19, the source drawer electrode 20, and the drain drawer electrode 21 are formed.

Although germanium was used in the above-mentioned explanation in order to form the cobalt silicide layer 14, the ion implantation of other elements, such as silicon, arsenic, and boron. In addition, germanium and silicon are desirable when the mass of an impurity concentration of an impurity diffused layer, etc. are taken into account. The ion implantation of the germanium is carried out by two or more 8×10^{13} atoms/cm². The ion implantation of the silicon is carried out by two or more 8×10^{14} atoms/cm². The ion implantation of the arsenic is carried out by 8×10^{13} atoms/cm² ~ 5×10^{14} atoms/cm².

As for the cobalt silicide layer 14 in the MOS transistor, a spike hardly occurred, but leakage current was controlled.

The formation of the cobalt silicide layer 14 is explained in full detail. Drawing 3 (a) shows the cobalt layer 12 of 10nm of thickness on it without making a silicon substrate 1. The 1st experiment as shown below was conducted.

(b) It is Co_2Si , when the cobalt layer 12 and the silicon substrate 1 were heated at 400 degrees C so that it might be shown. The cobalt silicide layer 14 shown was formed on a silicon substrate 1. Next, drawing 3 (c) Co_2Si which constituted the cobalt silicide layer 14 and the silicon substrate 1 were heated at 600 degrees C so that it might be shown. It changed to CoSi . Then, drawing 3 (d) CoSi is the cobalt silicide layer 14 was heated at 600 more degrees C so that it might be shown. Moreover, the spike 22 had arisen in the base of the cobalt silicide layer 14. When TEM observation of the sectional view of the cobalt silicide layer 14 was carried out, it came to be shown in drawing 4, and the interface is irregular (spike) of the shape of about 80nm icicle had produced it at the

(a) After making a silicon substrate 1 amorphous shallowly from a front surface, the cobalt layer 12 of 10nm of thickness was formed on it, and the heat treatment to a degree shown was conducted. First, drawing 5 (b) It is the cobalt layer 12 and the silicon substrate 1 were heated at 400 degrees C so that it might be shown. The cobalt silicide layer 14 shown was formed in silicon substrate 1. The amorphous layer 11 remained in the pars basilaris ossis occipitalis. Next, it

is drawing 5 (c). Co_2Si which constitutes the cobalt silicide layer 14 when the cobalt layer 14 and silicon substrate 1 which were heated at 400 degrees C are heated at 450 more degrees C so that it may be shown It changed to CoSi and, moreover, the cobalt silicide layer 14 corroded the amorphous layer 11 altogether. And the spike had arisen in the base of the cobalt silicide layer 14. Furthermore, drawing 5 (d) It is CoSi_2 , when the cobalt silicide layer 14 was again heated at 600 degrees C so that it might be shown. The cobalt silicide layer 14 shown was formed and the spike 22 had arisen in the base.

[0033] Next, drawing 6 (a) After making the surface of a silicon substrate 1 amorphous deeply so that it may be shown, the cobalt layer 12 of 10nm of thickness was generated, and the 3rd experiment shown further below was conducted. First, drawing 6 (b) It is Co_2Si , when the cobalt layer 12 and the silicon substrate 1 were heated at 400 degrees C so that it might be shown. The cobalt silicide layer 14 shown was formed in the surface of a silicon substrate 1, and the thick amorphous layer 11 remained in the pars basilaris ossis occipitalis. Then, drawing 6 (c) Co_2Si which constitutes the cobalt silicide layer 14 when the cobalt silicide layer 14 and silicon substrate 1 which were heated at 400 degrees C are heated at 450 more degrees C so that it may be shown Although it changed to CoSi and the amorphous layer 11 existed in the lower part, the pars basilaris ossis occipitalis of the amorphous layer 11 was recrystallized slightly. Furthermore, drawing 6 (d) It is CoSi_2 , when the cobalt silicide layer 14 was again heated at 600 degrees C so that it might be shown. The cobalt silicide layer 14 shown was formed, and spike 22 did not arise in the base, but, moreover, the silicon layer 23 of the result which the amorphous layer 11 recrystallized existed in the lower part.

[0034] Therefore, in order to prevent generating of the spike from the cobalt silicide layer 14, it is thought that what is necessary is just to make the amorphous layer 11 deep enough like the process of the 3rd experiment. As shown in drawing 2 in fact, a source layer and a drain layer exist in the silicon layer 23 which recrystallized, and whenever [stoving temperature / of about 850 degrees C] is not enough as activation of the impurity in the amorphous layer 11, and it becomes impossible however, for contact resistance with the cobalt silicide layer 14, and a source layer / drain layer to fully reduce it. Thereby, the original purpose of silicide-izing called the reduction in resistance of a source layer and a drain layer cannot be attained.

[0035] Next, drawing 7 (a) After making the surface of a silicon substrate amorphous so that it may be shown, the cobalt layer 12 of 10nm of thickness was formed, and the 4th experiment shown below was conducted further. That is [it made the depth of the amorphous layer 11 into the proper value], it was made for the cobalt silicide layer 14 to also corrode the silicon layer 23 which the amorphous layer 11 existed under the cobalt silicide layer 14 after the 1st heat-treatment, and was recrystallized of the amorphous layers 11 in the reheating processing which is 600 degrees C in this experiment.

[0036] First, drawing 7 (b) It is Co_2Si , when the cobalt layer 12 and the silicon substrate 1 were heated for 30 seconds at 400 degrees C so that it might be shown. The cobalt silicide layer 14 shown was formed in silicon substrate 1 surface, and the amorphous layer 11 remained in the lower part. Then, drawing 7 (c) Co_2Si which constitutes the cobalt silicide layer 14 when the cobalt silicide layer 14 and a silicon substrate 1 are heated for 30 seconds at 450 more degrees C so that it may be shown It changed to CoSi . Moreover, thickness is 20.2nm and the cobalt silicide layer 14 changed into the condition that 2.0mm projected from the front face of a silicon substrate 1, among those. Moreover, the silicon layer 23 and the amorphous layer 11 which were recrystallized under the cobalt silicide layer 14 existed, and such thickness was 18.2nm or less in total.

[0037] Furthermore, drawing 7 (d) CoSi which constituted the cobalt silicide layer 14 when the cobalt silicide layer 14 and the silicon substrate 1 were reheated for 30 seconds at 600 degrees C so that it might be shown is CoSi_2 . It became and thickness became thick with 35.2nm. In this case, since 1.2nm of cobalt silicide layers 14 sank and they existed from the front face of a silicon substrate 1, the amorphous layer 14 of the beginning was completely corroded in the cobalt silicide layer 14, and, moreover, the silicon layer 23 which recrystallized did not exist in that lower part.

[0038] Therefore, the condition of low resistance that the source layer and drain layer which

exist under the cobalt silicide layer 14 were first activated at about 1000 degrees C has been maintained, and, thereby, contact resistance with the cobalt silicide layer 14, and a source layer and a drain layer was good. Moreover, CoSi₂ When TEM observation of the interface of Si was carried out, abnormality growth like drawing 4 was not seen, but the interface was comparatively flat.

[0039] From the above thing, the cobalt film of 10nm - 20nm of thickness is formed. This by the 1st time The temperature of 400 degrees C - 450 degrees C, It heats for 30 seconds at the temperature of 600-900 degrees C by the 2nd time, respectively, and is CoSi₂. In forming the cobalt silicide layer 14 It turned out that it is necessary to form the amorphous layer 11 so that it may become about 18.2nm - 26.4nm or more a depth of 35.2nm - 70.2nm or less to each thickness.

[0040] Moreover, Co₂Si Or when forming the silicide layer 14 which consists of CoSi, it is effective if it carries out on the temperature conditions which a silicide reaction occurs and make the recrystallization rate of the amorphous layer 11 extremely late. For example, as shown in drawing 8, the recrystallization rate of the amorphous layer 11 becomes extremely slow below 450 degrees C. Moreover, when forming the amorphous layer 11, it turns out that the direction in the case of containing an impurity has a recrystallization rate slower than the case where an impurity is not contained.

[0041] Finally, the leakage current of a cobalt silicide layer is explained. As shown in drawing 9, while leakage current grounded the silicon substrate 31, it impressed the forward electrical potential difference to the cobalt silicide layer 33 of the management of an impurity diffused layer 32. First, the case where the ion implantation of the germanium is not carried out is explained. Immediately after [forming the cobalt silicide layer 33 and removing unreacted cobalt after that by 550 degrees C and 1st RTA for 30 seconds,], Namely, the relation of the leakage current and bias voltage just behind a washout The place which changed and investigated the plane area of an impurity diffused layer 32 about (it is hereafter called a leak current characteristic), Drawing 10 (a) - (c) When the result as shown was obtained and the circumference length of an impurity diffused layer 32 was changed and investigated about the leak current characteristic, it is drawing 11 (a) - (c) The result as shown was obtained.

[0042] Furthermore, it is CoSi₂ by 825 degrees C and 2nd RTA for 30 seconds. The place which changed and investigated the area of an impurity diffused layer 32 about the leak current characteristic after forming the becoming cobalt silicide layer 33, drawing 12 (a) - (c) the place which the result as shown was obtained, and changed and investigated the circumference length of an impurity diffused layer 32 about the leak current characteristic -- drawing 13 (a) and (b) The result as shown was obtained.

[0043] According to drawing 10 - drawing 13, the leak current characteristic after 1st RTA has deteriorated, so that it is bad and circumference length becomes [the area of an impurity diffused layer 32] larger than the leak current characteristic of 2nd RTA for a long time. This is based on the spike of the pars basilaris ossis occipitalis of the cobalt silicide layer 33. Next, the case where poured in germanium and the management of an impurity diffused layer 32 is beforehand made amorphous is explained.

[0044] When the plane area of an impurity diffused layer 32 was changed and investigated about the leak current characteristic just behind a washout through 550 degrees C and 1st RTA for 30 seconds, it is drawing 14 R> 4 (a) - (c) When the result as shown was obtained and the circumference length of an impurity diffused layer 32 was changed and investigated about the leak current characteristic, it is drawing 15 (a) - (c) The result as shown was obtained.

[0045] Furthermore, it is CoSi₂ by 825 degrees C and 2nd RTA for 30 seconds. The place which changed and investigated the area of an impurity diffused layer 32 about the leak current characteristic after forming the becoming cobalt silicide layer 33, drawing 16 (a) - (c) the place which the result as shown was obtained, and changed and investigated the circumference length of an impurity diffused layer 32 about the leak current characteristic -- drawing 17 (a) and (b) The result as shown was obtained.

[0046] According to drawing 14 - drawing 17, when it is made amorphous by the ion implantation of germanium, there is little variation in a leak current characteristic, and, moreover, most of the

area of an impurity diffused layer 32 and the dependency of circumference length is not seen. Next, the result investigated about the cobalt thickness dependency of the leak current characteristic of the cobalt silicide layer 33 after 2nd RTA is shown in drawing 18 R> 8 and drawing 19.

[0047] If the case where an ion implantation is carried out to the case where the ion implantation of the germanium is not carried out when the cobalt film is 10nm is compared from drawing 18 and 19, among them, a difference will hardly be seen about a leak current characteristic, but when the cobalt film is thickened with 18nm, it turns out that a clearly good leak current characteristic is acquired for the direction at the time of carrying out the ion implantation of the germanium.

[0048] In addition, although the sheet resistance of the cobalt silicide layer at the time of forming a cobalt silicide layer, having used thickness of the cobalt film as 18nm was investigated, they were about 4ohm/** irrespective of the existence of a germanium ion implantation. When the ion implantation of the germanium is carried out and it is made amorphous to a silicon substrate also by the above experimental result before forming the cobalt film, it turns out that few good junction properties of the area dependency of an impurity diffused layer, a circumference length dependency, and a cobalt thickness dependency are acquired.

[Translation done.]

* NOTICES *

JPO and NCIPJ are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is the sectional view (the 1) showing the production process of the semiconductor device of 1 operation gestalt of this invention.

[Drawing 2] It is the sectional view (the 2) showing the production process of the semiconductor device of 1 operation gestalt of this invention.

[Drawing 3] It is the sectional view showing the experiment process which met the formation process of conventional cobalt silicide.

[Drawing 4] It is the sectional view showing an example of the spike generated by the formation process of conventional cobalt silicide.

[Drawing 5] It is the sectional view showing an experiment process when the amorphous layer at the time of forming cobalt silicide is too shallow.

[Drawing 6] It is the sectional view showing an experiment process when the amorphous layer at the time of forming cobalt silicide is too deep.

[Drawing 7] In 1 operation gestalt of this invention, it is the sectional view showing an experiment process when the amorphous layer at the time of forming cobalt silicide is the optimal.

[Drawing 8] It is the property Fig. showing the relation between the recrystallization rate of an amorphous layer, and temperature formed with 1 operation gestalt of this invention.

[Drawing 9] It is the sectional view showing the trial condition for investigating the magnitude of the leakage current of an impurity diffused layer.

[Drawing 10] It is a leak current characteristic Fig. by difference of the area of the cobalt silicide layer after removing unreacted cobalt after the 1st heat treatment formed by the conventional approach.

[Drawing 11] It is a leak current characteristic Fig. by difference of the circumference length of the cobalt silicide layer after removing unreacted cobalt after the 1st heat treatment formed by the conventional approach.

[Drawing 12] It is a leak current characteristic Fig. by difference of the area of the cobalt silicide layer after the 2nd heat treatment formed by the conventional approach.

[Drawing 13] It is a leak current characteristic Fig. by difference of the circumference length of the cobalt silicide layer after the 2nd heat treatment formed by the conventional approach.

[Drawing 14] In 1 operation gestalt of this invention, it is a leak current characteristic Fig. by difference of the area of the cobalt silicide layer after removing unreacted cobalt after the 1st heat treatment.

[Drawing 15] In 1 operation gestalt of this invention, it is a leak current characteristic Fig. by difference of the circumference length of the cobalt silicide layer after removing unreacted cobalt after the 1st heat treatment.

[Drawing 16] In 1 operation gestalt of this invention, it is a leak current characteristic Fig. by difference of the area of the cobalt silicide layer after the 2nd heat treatment.

[Drawing 17] In 1 operation gestalt of this invention, it is a leak current characteristic Fig. by difference of the circumference length of the cobalt silicide layer after the 2nd heat treatment.

[Drawing 18] It is the property Fig. (the 1) which investigated how the leakage current of a cobalt

silicide layer would change after the 2nd heat treatment with differences of the thickness of the cobalt film in a comparison in 1 operation gestalt of the conventional approach and this invention.

[Drawing 19] It is the property Fig. (the 2) which investigated how the leakage current of a cobalt silicide layer would change after the 2nd heat treatment with differences of the thickness of the cobalt film in a comparison in 1 operation gestalt of the conventional approach and this invention.

[Drawing 20] It is the sectional view showing the formation process of the cobalt silicide layer of the conventional approach.

[Description of Notations]

- 1 Silicon Substrate
- 2 LOCOS Oxide Film
- 3 Gate Oxide
- 4 Polysilicon, KONN Film
- 5 Gate Electrode
- 6 Impurity Impregnation Layer
- 7 Sidewall
- 8 Impurity Impregnation Layer
- 9 Source Layer
- 10 Drain Layer
- 11 Amorphous Layer (Amorphous Layer)
- 12 Cobalt Film
- 13 Titanium Nitride Film
- 14 Cobalt Silicide Layer

[Translation done.]

* NOTICES *

JPO and NCIP are not responsible for any damages caused by the use of this translation.


1. This document has been translated by computer. So the translation may not reflect the original precisely.

2. **** shows the word which can not be translated.


3. In the drawings, any words are not translated.

DRAWINGS


[Drawing 1]




[Drawing 2]



[Drawing 3]




[Drawing 4]




(1st. F.A. 450°C. 30min. ウォッシュアウト後)


[Drawing 9]




[Drawing 5]




[Drawing 6]





[Drawing 7]






[Drawing 8]






[Drawing 13]






[Drawing 10]





[Drawing 11]






[Drawing 12]






[Drawing 17]






[Drawing 14]




[Drawing 15]



[Drawing 16]




[Drawing 18]




各横軸は電圧 (V) を示す
各縦軸は電流 (A) を示す

[Drawing 19]



各横軸は電圧 (V) を示す
各縦軸は電流 (A) を示す

[Drawing 20]



[Translation done.]

(51) Int.Cl. ⁶	識別記号	庁内整理番号	F I	技術表示箇所
H 0 1 L 21/28	3 0 1		H 0 1 L 21/28	3 0 1 S
21/3205			21/88	Q
21/8238			27/08	3 2 1 F
27/092				

審査請求 未請求 請求項の数7 O L (全 16 頁)

(21) 出願番号 特願平8-58865

(22) 出願日 平成8年(1996)3月15日

(71) 出願人 000005223

富士通株式会社

神奈川県川崎市中原区上小田中4丁目1番
1号

(72) 発明者 伏田 篤郎

神奈川県川崎市中原区上小田中1015番地
富士通株式会社内

(72) 発明者 後藤 賢一

神奈川県川崎市中原区上小田中1015番地
富士通株式会社内

(74) 代理人 弁理士 岡本 啓三


最終頁に続く

(54) 【発明の名称】 半導体装置の製造方法

(57) 【要約】

【課題】サリサイドプロセスを有する半導体装置の製造方法に関し、底面でスパイクが生じ難いコバルトシリサイド層を形成すること。

【解決手段】シリコンよりなる不純物拡散層9の上層部にイオン注入により非晶質層11を形成し、さらにコバルト膜12を不純物拡散層9の上に形成した後に、1回目の熱処理によりコバルト膜12と不純物拡散層9内のシリコンとを反応させてその非晶質層11の上層部に低温でCoSi又はCo₂Siよりなるコバルトシリサイド層14を形成し、続いて未反応のコバルトを除去し、ついで2回目の熱処理によってコバルトシリサイド層14を構成するCoSi又はCo₂SiをCoSi₂に変化させて低抵抗化するとともに、コバルトシリサイド層14を初期の非晶質層11の深さと同じかそれよりも深く入り込ませる工程を含む。



【特許請求の範囲】

【請求項1】シリコン層の上層部に不純物を導入し、熱処理により不純物拡散層を形成する工程と、
前記不純物拡散層の上層部に元素をイオン注入することにより非晶質層を形成する工程と、
前記非晶質層の上にコバルト膜を形成する工程と、
前記コバルト膜と前記不純物拡散層を第1の温度により加熱して、前記非晶質層の上層部に Co_2Si 又は CoSi よりなるコバルトシリサイド層を形成する工程と、
前記不純物拡散層内のシリコンと反応しなかった前記コバルト膜を除去する工程と、
前記コバルトシリサイド層及び前記不純物拡散層を第2の温度により加熱することにより、前記 Co_2Si 又は CoSi を CoSi_2 に変化させるとともに、前記コバルトシリサイド層を前記非晶質層と同じ深さまたは前記非晶質層より深く形成する工程とを有することを特徴とする半導体装置の製造方法。

【請求項2】前記第1の温度は450℃以下であることを特徴とする請求項1記載の半導体装置の製造方法。

【請求項3】前記第2の温度は、500℃以上であって不純物拡散層を形成する前記熱処理の際の温度よりも低いことを特徴とする請求項1記載の半導体装置の製造方法。

【請求項4】前記コバルト膜は8～20nmの厚さに形成することを特徴とする請求項1記載の半導体装置の製造方法。

【請求項5】前記コバルト膜を形成後、前記熱処理を行う前に、前記コバルト膜上にキャップ層を形成することを特徴とする請求項1記載の半導体装置の製造方法。

【請求項6】前記元素は、ゲルマニウム、シリコン、砒素であることを特徴とする請求項1記載の半導体装置の製造方法。

【請求項7】前記ゲルマニウムは $8 \times 10^{13} \text{ atoms/cm}^2$ 以上でイオン注入され、前記シリコンは $8 \times 10^{14} \text{ atoms/cm}^2$ 以上でイオン注入され、前記砒素は $8 \times 10^{13} \text{ atoms/cm}^2 \sim 5 \times 10^{14} \text{ atoms/cm}^2$ でイオン注入されることを特徴とする請求項6記載の半導体装置の製造方法。

【発明の詳細な説明】

【0001】

【発明の属する技術分野】本発明は、半導体装置の製造方法に関し、より詳しくは、サリサイドプロセスを有する半導体装置の製造方法に関する。

【0002】

【従来の技術】今日の半導体デバイスの高集積化、高速度化のスピード化はめざましく、高速3次元画像処理や高速通信などを家庭のパソコンやゲーム機で簡単に楽しめるようになってきた。このような高性能化は、CMOSデバイスのサイズを単に微細化することによって実現されてきた。現在のCMOSデバイスは、ゲート長が0.35 μm 程度の大きさの量産段階にあり、研究レベルでは

0.1～0.05 μm のCMOSデバイスも報告されている。しかし、ゲート長が0.35 μm よりも小さくなるデバイスではスケリング則に従わない寄生抵抗が大きくなり、従来のトレンド通りには性能が上がらない。そこでゲート、ソース及びドレインを同時にシリサイド化して低抵抗化するプロセス、即ちサリサイドプロセスが必須の技術になっている。

【0003】MOSトランジスタにおいて、ショートチャネル効果などを抑えるために拡散層を浅くすると、拡散層の抵抗の増大をもたらすので、ゲート電極を構成するポリシリコン表面やソース層及びドレイン層の表面を自己整合的にシリサイド化して低抵抗化する技術が検討されている。そのシリサイドとしては、 TiSi_2 、 CoSi_2 、 NiSi などの材料が用いられる。

【0004】次に、ゲート、ソース、ドレインの表層にCoサリサイドを用いたMOSトランジスタの一般的な製造工程について説明する。まず、図20(a)に示すように、シリコン基板101のうちLOCOS酸化膜102によって分離された領域の表面を熱酸化によって50Å程度のゲート酸化膜103を形成する。続いて、その上にCVD法により1500Å程度の膜厚のポリシリコン膜104を形成する。

【0005】次に、図20(b)に示すように、ポリシリコン膜104内にボロン、リン或いは砒素のいずれかをイオン注入した後に、ポリシリコン膜104をパターニングしてゲート電極105を形成する。この後に例えば隣をイオン注入して浅い不純物注入層106を形成する。次に、図20(c)に示すようにCVD法により1000Å程度の厚さのシリコン酸化膜を形成し、ゲート電極105が露出するまで異方性エッチングを行い、シリコン酸化膜をサイドウォール107として残す。

【0006】その後、隣をイオン注入して深い不純物注入層108を形成した後に、浅い不純物注入層106と深い不純物注入層108を加熱処理により活性化し、これによりゲート電極105の両側のシリコン基板101にLDD構造のソース層109とドレイン層110を形成することになる。次に、バッファードフッ酸によりゲート電極105、ソース層109、ドレイン層110それぞれの表面のシリコン酸化膜（自然酸化膜）を除去した後に、図20(d)に示すように100Å程度のコバルト膜111と300Å程度の窒化チタン膜112を形成し、550℃30秒のRTA(rapid thermal annealing)処理によってシリサイド化してコバルトシリサイド層113を形成する。

【0007】続いて、図20(e)に示すように窒化チタン膜112と未反応のコバルト膜111とを除去し、さらに850℃30秒のRTA処理を行い、これによりゲート電極105、ソース層109及びドレイン層110の表面に形成されたコバルトシリサイド層114をさらに低抵抗化する。そのようなサリサイド技術は基本的な工程であり、その改良技術として、シリサイド層の平坦化技術が特開昭62-3

3466号公報に示され、また、シリサイド層の膜厚の均一化技術が特開平5-291180号公報に記載されている。

【0008】

【発明が解決しようとする課題】以上のようなコバルトシリサイド層の形成は、ソース層及びドレイン層が深い場合には特に問題はないが、例えば100nm程度まで浅くなってくると、リーク電流が流れやすくなるという問題がある。その原因としては、コバルトシリサイド層の底からコバルトシリサイドのスパイクが発生してソース層及びドレイン層を突き抜けるためと考えられる。このようなコバルトシリサイドのスパイクは、コバルトシリサイド層を上記した2つの特許公報に記載された方法や温度条件によって形成しても生じた。

【0009】本発明は、このような問題に鑑みてなされたものであって、底面でスパイクが生じ難いコバルトシリサイド層を形成する工程を含む半導体装置の製造方法を提供することを目的とする。

【0010】

【課題を解決するための手段】

(手段)上記した課題は、図1、2に例示するように、シリコン層1の上層部に不純物を導入し、熱処理により不純物拡散層9、10を形成する工程と、前記不純物拡散層9、10の上層部に元素をイオン注入することにより非晶質層11を形成する工程と、前記非晶質層11の上にコバルト膜12を形成する工程と、前記コバルト膜12と前記不純物拡散層9、10を第1の温度により加熱して、前記非晶質層11の上層部に Co_2Si 又は CoSi よりなるコバルトシリサイド層14を形成する工程と、前記不純物拡散層9、10内のシリコンと反応しなかった前記コバルト膜12を除去する工程と、前記コバルトシリサイド層14及び前記不純物拡散層9、10を第2の温度により加熱することにより、前記 Co_2Si 又は CoSi を CoSi_2 に変化させるとともに、前記コバルトシリサイド層14を前記非晶質層11と同じ深さ又は前記非晶質層11より深く形成する工程とを有することを特徴とする半導体装置の製造方法によって解決する。

【0011】上記半導体装置の製造方法において、前記第1の温度は450℃以下であることを特徴とする。上記半導体装置の製造方法において、前記第2の温度は、500℃以上であって不純物拡散層を形成する前記熱処理の際の温度よりも低いことを特徴とする。上記半導体装置の製造方法において、前記コバルト膜は8～20nmの厚さに形成することを特徴とする。

【0012】上記半導体装置の製造方法において、前記コバルト膜を形成した後、前記熱処理を行う前に前記コバルト膜上に、コバルトと反応しないキャップ層(例えばTiN)を形成する工程を有することを特徴とする。上記半導体装置の製造方法において、前記元素は、ゲルマニウム、シリコン、砒素であることを特徴とする。この場合、前記ゲルマニウムは $8 \times 10^{13} \text{atoms/cm}^2$ 以上で

イオン注入され、前記シリコンは $8 \times 10^{14} \text{atoms/cm}^2$ 以上でイオン注入され、前記砒素は $8 \times 10^{13} \text{atoms/cm}^2 \sim 5 \times 10^{14} \text{atoms/cm}^2$ でイオン注入されることを特徴とする。

【0013】(作用)次に、本発明の作用について説明する。本発明によれば、不純物拡散層の上層部にコバルトシリサイド層を形成するために、シリコンよりなる不純物拡散層の上層部にイオン注入により非晶質層を形成し、さらにコバルト膜を不純物拡散層の上に形成した後、1回目の熱処理によりコバルト膜と不純物拡散層内のシリコンとを反応させてその非晶質層の上層部に低温で CoSi 又は Co_2Si よりなるコバルトシリサイド層を形成し、続いて未反応のコバルト膜を除去し、ついで2回目の熱処理によってコバルトシリサイド層を構成する CoSi 又は Co_2Si を CoSi_2 に変化させてシート抵抗を低抵抗化するとともに、コバルトシリサイド層を初期の非晶質層の深さと同じかそれよりも深く入り込ませている。

【0014】このような工程によれば、コバルトシリサイド層を形成するための1回目の熱処理及び2回目の熱処理の際に、コバルトシリサイド層の構成元素の下方への移動が非晶質層によって妨げられ、コバルトシリサイド層のスパイクの発生は防止される。しかも、2回目の熱処理の際に、非晶質層の初期の深さまでコバルトシリサイド層を広げて、非晶質層が再結晶化してもその再結晶がコバルトシリサイド層により浸漬させるようにしたので、抵抗の高い再結晶とコバルトシリサイド層との接合が妨げられ、コンタクト抵抗の上昇が防止される。

【0015】その1回目の熱処理の温度が450℃以上になると、非晶質層が下から再結晶化してしまうので、非晶質化した意味がなくなる。また、2回目の熱処理の温度が不純物拡散層を活性化するための温度以上であれば、シリサイド層からコバルトが溶け出して接合リークを増大させるので好ましくない。このようなコバルトシリサイド層はMOSトランジスタのソース層、ドレイン層などに使用されてそれらの層を低抵抗化する。

【0016】なお、非晶質層を形成するためにイオン注入する元素は、特に限定するものではないが、質量の大きなゲルマニウム、シリコンや、ドーパントに使用される砒素などが好ましい。

【0017】

【発明の実施の形態】そこで、以下に本発明の実施形態を図面に基づいて説明する。以下に、本発明の実施の形態について説明する。図1は、本発明の一実施形態の工程を示す断面図である。まず、図1(a)に示すように、シリコン基板上のLLOCOS酸化膜2によって分離された領域の表面を熱酸化し、これによって厚さ5nm程度のゲート酸化膜3を形成する。続いて、ゲート酸化膜3及びLLOCOS酸化膜2の上にCVD法により150nm程度の膜厚のポリシリコン膜4を形成する。

【0018】次に、図1(b)に示すように、ポリシリコ

ン膜4内に例えば砒素をイオン注入した後に、ポリシリコン膜4及びゲート酸化膜3をパターニングしてポリシリコン膜4によりゲート電極5を形成する。この後に、ゲート電極5をマスクに使用して例えば砒素をシリコン基板1にイオン注入して浅い不純物注入層6を形成する。そのイオン注入のドーズ量は $3 \times 10^{14} \text{atm/cm}^2$ であり、その加速エネルギーは10keVである。

【0019】次に、CVD法により100nm程度の厚さのシリコン酸化膜を形成する。続いて、ゲート電極5の上面が露出するまでシリコン酸化膜を垂直方向に異方性エッチングして、図1(c)に示すようにシリコン酸化膜をゲート電極5の側面にサイドウォール7として残す。その後、ゲート電極5をマスクに使用して砒素をシリコン基板1にイオン注入して深い不純物注入層8を形成する。そのイオン注入のドーズ量は $2 \times 10^{15} \text{atm/cm}^2$ であり、その加速エネルギーは40keVである。

【0020】次に、1000℃で10秒間のRTA処理によってゲート電極5内の砒素を内部に拡散させるとともに、浅い不純物注入層6と深い不純物注入層8の砒素を活性化させて図1(d)に示すようなLDD構造のソース層9とドレイン層10をゲート電極5の両側のシリコン基板1に形成する。この場合、ソース層9とドレイン層10のうちサイドウォール7に重ならない領域の深さはシリコン基板1の表面から100nm程度となる。

【0021】その後、図1(e)に示すように、ソース層9、ドレイン層10を含む全体にゲルマニウムをイオン注入し、これによりゲート電極5、ソース層9及びドレイン層10の表層にアモルファス(非晶質)層11を形成する。そのイオン注入は、ドーズ量 $8 \times 10^{13} \text{atm/cm}^2$ 以上である。また、イオン注入時の加速エネルギーは、ソース層9とドレイン層10の底よりも浅くアモルファス層11が形成され、しかも後のシリサイド化用第1回目加熱処理時にアモルファス層11が消失しない程度に深く、さらにシリサイド化用第2回目加熱処理時にアモルファス層11が消失する大きさに設定する。

【0022】具体的には、これから形成しようとするシリサイド層の深さによるが、ソース層9、ドレイン層10の深さが100nmの場合に、20～40keV程度の範囲内にある。続いて、バッファードフッ酸によりゲート電極5、ソース層9、ドレイン層10それぞれの表面のシリコン酸化膜を除去する。バッファードフッ酸は、フッ酸を2、水を100の割合の混合液であり、その除去時間は60秒程度である。

【0023】次に、図2(a)に示すように全体に厚さ8～20nm程度のコバルト(Co)膜12と30nm程度の窒化チタン(TiN)膜13をスパッタにより順次形成する。コバルト膜12の成長の際には、成長雰囲気圧力を5mTorr、成長雰囲気へのアルゴンガス流量を100sccm、コバルトターゲットに印加する直流電力量を0.2W/cm²とした。コバルト膜12の厚さは、ゲルマニウムイオ

ン注入エネルギーを大きくするほど厚くする。

【0024】また、窒化チタン膜13の成長の際には、成長雰囲気圧力を5mTorr、成長雰囲気へのアルゴンガス流量を50sccm、窒素ガス流量を50sccm、窒化チタンターゲットに印加する直流電力量を7.0W/cm²とした。窒化チタン膜13は、シリサイド化の際にシリサイド層の表面に凹凸が生じるのを抑制するために形成される。

【0025】その後、上記したシリサイド化用第1回目加熱処理を行う。即ち、図2(b)に示すように、窒素又はアルゴンの雰囲気中で、400～450℃で30秒間のRTA(rapid thermal annealing)処理を行ってゲート電極5、ソース層9、ドレイン層10のそれぞれの表面をシリサイド化すると、アモルファス層11の上部にCo₂Si又はCoSiよりなるコバルトシリサイド層14が形成される。なお、RTA温度が400℃よりも低くなると、コバルトシリサイド層14は形成されず、また、450℃よりも高くなるとアモルファス層11の下が再結晶化されるので好ましくない。この加熱処理時には、アモルファス層11の上部がコバルトシリサイド層14によって浸食されるだけでなく、アモルファス層11のうち底から単結晶化してくるが、上記したようにゲルマニウムのイオン注入エネルギーを最適化しているので、この段階でアモルファス層11が消滅することはない、わずかも残っている。

【0026】次に、図2(c)に示すように、70℃に加熱した過酸化水素とアンモニア水の混合液(H₂O₂:NH₄OH:H₂O=1:1:4)に180秒間浸けることにより窒化チタン膜13を除去し、続けて硫酸と過酸化水素の混合液(H₂SO₄:H₂O₂=3:1)に20分間浸けることにより未反応のコバルト膜12を除去する。この場合、コバルトシリサイド層14はそのまま残る。

【0027】次に、シリサイド化用第2回目加熱処理を行う。即ち、図2(d)に示すように、窒素又はアルゴンの雰囲気中でコバルトシリサイド層14を600℃～900℃の温度範囲で加熱する。これにより、コバルトシリサイド層14はCo₂Si又はCoSiからCoSi₂に変わって低抵抗化する。この場合、600℃よりも加熱温度を低くすると、CoSi₂が生じにくくなって低抵抗化が達成できなくなる。また、900℃以上よりも加熱温度が高くなると、コバルトシリサイド層14からCo原子が溶け出し接合リークを増大させる。

【0028】これにより得られたコバルトシリサイド層14の厚さは、ソース層9及びドレイン層10を構成する不純物拡散層の残った厚さを1とすると、0.5～2.0程度になる。この後に、図2(e)に示すように、全体にCVD法により700nmの厚さのシリコン酸化膜15を形成し、ついで、シリコン酸化膜15をパターニングしてゲート電極5、ソース層9及びドレイン層10の上にコンタクトホールを形成した後に、膜厚20nmのチタン膜16、膜厚100nmの窒化チタン膜17、膜厚500

nmのアルミ層18を形成し、これらの3つの層16~18をフォトリソグラフィー法によってパターンニングして一般的なゲート引出電極19、ソース引出電極20、ドレイン引出電極21を形成する。

【0029】なお、上記した説明では、アモルファス層14を形成するためにゲルマニウムを使用した。シリコン、砒素、硼素など他の元素をイオン注入しても良い。なお、元素の質量や、不純物拡散層の不純物濃度の制御などを考慮すると、ゲルマニウム、シリコンが好ましい。ゲルマニウムは 8×10^{13} atoms/cm²以上でイオン注入され、シリコンは 8×10^{14} atoms/cm²以上でイオン注入され、砒素は 8×10^{13} atoms/cm² ~ 5×10^{14} atoms/cm²でイオン注入される。

【0030】以上のような工程により形成されたMOSトランジスタにおけるコバルトシリサイド層14の底部には殆どスパイクが発生せず、リーク電流が抑制された。以下に、コバルトシリサイド層14のスパイク発生について詳述する。図3(a)に示すように、シリコン基板1をアモルファス化しないでその上に膜厚10nmのコバルト層12を形成した後に次に示すような第1の実験を行った。

【0031】まず、図3(b)に示すように、コバルト層12及びシリコン基板1を400℃で加熱したところ、Co₂Siで示されるコバルトシリサイド層14がシリコン基板1の表層に形成された。次に、図3(c)に示すように、コバルトシリサイド層14及びシリコン基板1を450℃で加熱したところ、コバルトシリサイド層14を構成していたCo₂SiがCoSiに変化した。続いて、図3(d)に示すように、コバルトシリサイド層14をさらに600℃で加熱したところ、CoSiがCoSi₂に変化し、しかもコバルトシリサイド層14の底面にはスパイク22が生じていた。未反応コバルトを除去した後のCoSi₂とSiの界面の断面図をTEM観察したところ、図4に示すようになり、その界面は凹凸があり、最大で約80nmのつらら状の異常成長(スパイク)が生じていた。

【0032】次に、図5(a)に示すように、シリコン基板1を表面から浅くアモルファス化した後に、その上に膜厚10nmのコバルト層12を形成し、ついで次に示すような第2の実験を行った。まず、図5(b)に示すように、コバルト層12及びシリコン基板1を400℃で加熱したところ、Co₂Siで示されるコバルトシリサイド層14がシリコン基板1表層に形成され、その底部には薄いアモルファス層11が残った。つぎに、図5(c)に示すように、400℃で加熱されたコバルト層14及びシリコン基板1をさらに450℃で加熱したところ、コバルトシリサイド層14を構成するCo₂SiがCoSiに変わり、しかもコバルトシリサイド層14がアモルファス層11を全て浸食した。そしてコバルトシリサイド層14の底面にはスパイクが生じていた。さらに、図5(d)に示すように、コバルトシリサイド層14を再び600℃

で加熱したところ、CoSi₂で示されるコバルトシリサイド層14が形成され、その底面にはスパイク22が生じていた。

【0033】次に、図6(a)に示すように、シリコン基板1の表層を深くアモルファス化した後に膜厚10nmのコバルト層12を生成し、さらに次に示す第3の実験を行った。まず、図6(b)に示すように、コバルト層12及びシリコン基板1を400℃で加熱したところ、Co₂Siで示されるコバルトシリサイド層14がシリコン基板1の表層に形成され、その底部には厚いアモルファス層11が残った。続いて、図6(c)に示すように、400℃で加熱されたコバルトシリサイド層14及びシリコン基板1をさらに450℃で加熱したところ、コバルトシリサイド層14を構成するCo₂SiがCoSiに変わり、その下方にはアモルファス層11が存在したが、アモルファス層11の底部はわずかに再結晶化していた。さらに、図6(d)に示すように、コバルトシリサイド層14を再び600℃で加熱したところ、CoSi₂で示されるコバルトシリサイド層14が形成され、その底面にはスパイク22が生ぜず、しかも、その下方ではアモルファス層11が再結晶化した結果のシリコン層23が存在していた。

【0034】従って、コバルトシリサイド層14からのスパイクの発生を防止するためには第3の実験の工程のようにアモルファス層11を十分に深くすればよいとも考えられる。しかし、再結晶化したシリコン層23には実際には図2に示すようにソース層及びドレイン層が存在し、アモルファス層11内の不純物の活性化は850℃程度の加熱温度では十分ではなく、コバルトシリサイド層14とソース層/ドレイン層とのコンタクト抵抗が十分に低減できなくなる。これにより、ソース層及びドレイン層の低抵抗化というシリサイド化の当初の目的を達成できない。

【0035】次に、図7(a)に示すように、シリコン基板の表層をアモルファス化した後に膜厚10nmのコバルト層12を形成し、さらに、次に示す第4の実験を行った。この実験では、アモルファス層11の深さを適正な値にした、即ち、1回目の加熱処理後にコバルトシリサイド層14の下にアモルファス層11が存在し、また、600℃の再加熱処理ではアモルファス層11のうちの再結晶化したシリコン層23もコバルトシリサイド層14によって浸食されるようにした。

【0036】まず、図7(b)に示すように、コバルト層12及びシリコン基板1を400℃で30秒間加熱したところ、Co₂Siで示されるコバルトシリサイド層14がシリコン基板1表層に形成され、その下方にはアモルファス層11が残った。続いて、図7(c)に示すように、コバルトシリサイド層14及びシリコン基板1をさらに450℃で30秒間加熱したところ、コバルトシリサイド層14を構成するCo₂SiがCoSiに変わった。また、そ

のコバルトシリサイド層14は、厚さが20.2nmであり、そのうち2.0nmがシリコン基板1の表面から突出した状態となった。また、コバルトシリサイド層14の下方には再結晶したシリコン層23とアモルファス層11が存在し、これらの厚さは合計で18.2nm以下であった。

【0037】さらに、図7(d)に示すように、コバルトシリサイド層14及びシリコン基板1を600℃で30秒間、再加熱したところ、コバルトシリサイド層14を構成していたCoSiがCoSi₂となり、厚さが35.2nmと厚くなった。この場合、コバルトシリサイド層14はシリコン基板1の表面から1.2nm沈んで存在したので、当初のアモルファス層14は完全にコバルトシリサイド層14に浸食され、しかもその下方には再結晶化したシリコン層23は存在しなかった。

【0038】従って、コバルトシリサイド層14の下に存在するソース層とドレイン層は最初に1000℃程度で活性化された低抵抗の状態を維持したままであり、これによりコバルトシリサイド層14とソース層、ドレイン層とのコンタクト抵抗は良好であった。また、CoSi₂とSiの界面をTEM観察したところ図4のような異常成長はみられず、その界面は比較的平坦であった。

【0039】以上のことから、膜厚10nm～20nmのコバルト膜を形成し、これを第1回目で400℃～450℃の温度、第2回目で600～900℃の温度でそれぞれ30秒間加熱してCoSi₂のコバルトシリサイド層14を形成する場合には、それぞれの膜厚に対して約18.2nm～26.4nm以上35.2nm～70.2nm以下の深さになるようにアモルファス層11を形成する必要があることがわかった。

【0040】また、Co₂Si又はCoSiよりなるシリサイド層14を形成する場合には、シリサイド反応が起こりかつアモルファス層11の再結晶速度を極端に遅くする温度条件で行うと効果的である。例えば、図8に示すように450℃以下でアモルファス層11の再結晶速度が極端に遅くなる。また、アモルファス層11を形成する場合に、不純物を含有しない場合よりも不純物を含有する場合の方が再結晶速度が遅いことがわかる。

【0041】最後に、コバルトシリサイド層のリーク電流について説明する。リーク電流は図9に示すように、シリコン基板1を接地する一方、不純物拡散層32の上層部のコバルトシリサイド層33に正の電圧を印加した。まず、ゲルマニウムをイオン注入しない場合について説明する。550℃、30秒間の第1回目のRTAによってコバルトシリサイド層33を形成してその後に未反応のコバルトを除去した直後、即ちウォッシュアウト直後の、リーク電流とバイアス電圧の関係（以下、リーク電流特性という）について不純物拡散層32の平面積を変えて調査したところ、図10(a)～(c)に示すような結果が得られ、また、リーク電流特性について不純物

拡散層32の周辺長を変えて調査したところ、図11(a)～(c)に示すような結果が得られた。

【0042】さらに、825℃、30秒間の第2回目のRTAによってCoSi₂よりなるコバルトシリサイド層33を形成した後のリーク電流特性について不純物拡散層32の面積を変えて調査したところ、図12(a)～(c)に示すような結果が得られ、また、リーク電流特性について不純物拡散層32の周辺長を変えて調査したところ、図13(a),(b)に示すような結果が得られた。

【0043】図10～図13によれば、1回目のRTAの後のリーク電流特性は2回目のRTAのリーク電流特性よりも悪く、また、不純物拡散層32の面積が大きく又は周辺長が長くなる程劣化している。これは、コバルトシリサイド層33の底部のスパイクによるものである。次に、ゲルマニウムを注入して不純物拡散層32の上層部を予めアモルファス化した場合を説明する。

【0044】550℃、30秒間の第1回目のRTAを経てウォッシュアウト直後のリーク電流特性について不純物拡散層32の平面積を変えて調査したところ、図14(a)～(c)に示すような結果が得られ、また、リーク電流特性について不純物拡散層32の周辺長を変えて調査したところ、図15(a)～(c)に示すような結果が得られた。

【0045】さらに、825℃、30秒間の第2回目のRTAによってCoSi₂よりなるコバルトシリサイド層33を形成した後のリーク電流特性について不純物拡散層32の面積を変えて調査したところ、図16(a)～(c)に示すような結果が得られ、また、リーク電流特性について不純物拡散層32の周辺長を変えて調査したところ、図17(a),(b)に示すような結果が得られた。

【0046】図14～図17によれば、ゲルマニウムのイオン注入によりアモルファス化した場合には、リーク電流特性のバラツキは少なく、しかも不純物拡散層32の面積、周辺長の依存性は殆ど見られない。次に、2回目のRTAの後のコバルトシリサイド層33のリーク電流特性のコバルト膜厚依存性について調べた結果を図18及び図19に示す。

【0047】図18、19から、コバルト膜が10nmの場合において、ゲルマニウムをイオン注入しない場合とイオン注入した場合とを比べると、それらの間にはリーク電流特性については殆ど差異は見られないが、コバルト膜を18nmと厚くした場合にゲルマニウムをイオン注入した場合の方が明らかに良好なリーク電流特性が得られることがわかる。

【0048】なお、コバルト膜の厚さを18nmとしてコバルトシリサイド層を形成した場合のコバルトシリサイド層のシート抵抗を調べたが、ゲルマニウムイオン注入の有無にかかわらず、約4Ω/□であった。以上の実験結果によっても、コバルト膜を形成する前にシリコン基板にゲルマニウムをイオン注入してアモルファス化する

と、不純物拡散層の面積依存性、周辺長依存性、コバルト膜厚依存性の少ない良好な接合特性が得られることがわかる。

【0049】

【発明の効果】以上述べたように本発明によれば、不純物拡散層の上層部にコバルトシリサイド層を形成するために、シリコンよりなる不純物拡散層の上層部にイオン注入により非晶質層を形成した後に、コバルト膜を不純物拡散層の上に形成した後に、1回目の熱処理によりコバルト膜と不純物拡散層内のシリコンとを反応させてその非晶質層の上層部に低温で CoSi 又は Co_2Si よりなるコバルトシリサイド層を形成し、続いて未反応のコバルト膜を除去し、ついで2回目の熱処理によってコバルトシリサイド層を構成する CoSi 又は Co_2Si を CoSi_2 に変化させて低抵抗化するとともに、コバルトシリサイド層を初期の非晶質層と同じかそれよりも深く入り込ませているので、コバルトシリサイド層を形成するための1回目の熱処理及び2回目の熱処理の際に、コバルトシリサイド層の構成元素の下方への移動が非晶質層によって妨げられ、コバルトシリサイド層のスパイクの発生を防止することができる。しかも、2回目の熱処理の際に、非晶質層の初期の深さまでコバルトシリサイド層を広げるようにし、非晶質層が再結晶化してもその再結晶がコバルトシリサイド層により浸漬されるので、抵抗の高い再結晶とコバルトシリサイド層との接合が妨げられ、コンタクト抵抗が上昇することを防止できる。

【図面の簡単な説明】

【図1】本発明の一実施形態の半導体装置の製造工程を示す断面図（その1）である。

【図2】本発明の一実施形態の半導体装置の製造工程を示す断面図（その2）である。

【図3】従来のコバルトシリサイドの形成工程に沿った実験過程を示す断面図である。

【図4】従来のコバルトシリサイドの形成工程によって生成されたスパイクの一例を示す断面図である。

【図5】コバルトシリサイドを形成する際のアモルファス層が浅すぎる場合の実験過程を示す断面図である。

【図6】コバルトシリサイドを形成する際のアモルファス層が深すぎる場合の実験過程を示す断面図である。

【図7】本発明の一実施形態において、コバルトシリサイドを形成する際のアモルファス層が最適な場合の実験過程を示す断面図である。

【図8】本発明の一実施形態で形成されるアモルファス層の再結晶速度と温度の関係を示す特性図である。

【図9】不純物拡散層のリーク電流の大きさを調べるための試験状態を示す断面図である。

【図10】従来方法により形成された1回目熱処理後に未反応コバルトを除去した後のコバルトシリサイド層の

面積の相違によるリーク電流特性図である。

【図11】従来方法により形成された1回目熱処理後に未反応コバルトを除去した後のコバルトシリサイド層の周辺長の相違によるリーク電流特性図である。

【図12】従来方法により形成された2回目熱処理後のコバルトシリサイド層の面積の相違によるリーク電流特性図である。

【図13】従来方法により形成された2回目熱処理後のコバルトシリサイド層の周辺長の相違によるリーク電流特性図である。

【図14】本発明の一実施形態において、1回目熱処理後に未反応コバルトを除去した後のコバルトシリサイド層の面積の相違によるリーク電流特性図である。

【図15】本発明の一実施形態において、1回目熱処理後に未反応コバルトを除去した後のコバルトシリサイド層の周辺長の相違によるリーク電流特性図である。

【図16】本発明の一実施形態において、2回目熱処理後のコバルトシリサイド層の面積の相違によるリーク電流特性図である。

【図17】本発明の一実施形態において、2回目熱処理後のコバルトシリサイド層の周辺長の相違によるリーク電流特性図である。

【図18】従来方法と本発明の一実施形態に比較において、コバルト膜の膜厚の相違によって2回目熱処理後にコバルトシリサイド層のリーク電流がどのように異なるかを調べた特性図（その1）である。


【図19】従来方法と本発明の一実施形態に比較において、コバルト膜の膜厚の相違によって2回目熱処理後にコバルトシリサイド層のリーク電流がどのように異なるかを調べた特性図（その2）である。

【図20】従来方法のコバルトシリサイド層の形成工程を示す断面図である。


【符号の説明】

- 1 シリコン基板
- 2 LOCOS 酸化膜
- 3 ゲート酸化膜
- 4 ポリシリコン膜
- 5 ゲート電極
- 6 不純物注入層
- 7 サイドウォール
- 8 不純物注入層
- 9 ソース層
- 10 ドレイン層
- 11 アモルファス層（非晶質層）
- 12 コバルト膜
- 13 窒化チタン膜
- 14 コバルトシリサイド層


【図 1】




【例3】



【図2】




【図4】




(1 st. F.A. 450°C. 30min. ウォッシュアウト後)


【图9】




【図5】




【図6】





【図7】




【図8】








【図13】




【図10】




【図11】




【図12】








【図17】




【図14】




【図15】



【図16】




【図18】



各横軸は電圧 (V) を示す


各縦軸は電流 (A) を示す

【図19】



各横軸は電圧 (V) を示す
各縦軸は電流 (A) を示す

【図20】



フロントページの続き

(72)発明者 山崎 辰也
神奈川県川崎市中原区上小田中1015番地
富士通株式会社内
(72)発明者 助川 孝江
神奈川県川崎市中原区上小田中1015番地
富士通株式会社内
(72)発明者 加勢 正隆
神奈川県川崎市中原区上小田中1015番地
富士通株式会社内

(72)発明者 佐久間 崇
神奈川県川崎市中原区上小田中1015番地
富士通株式会社内
(72)発明者 岡崎 圭輔
神奈川県川崎市中原区上小田中1015番地
富士通株式会社内
(72)発明者 大田 譲
神奈川県川崎市中原区上小田中1015番地
富士通株式会社内
(72)発明者 高木 英雄
神奈川県川崎市中原区上小田中1015番地
富士通株式会社内

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☒ **BLACK BORDERS**
- ☒ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☒ **FADED TEXT OR DRAWING**
- ☒ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☒ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☒ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.